Abstract-The Collider Detector at Fermilab (CDF) [1] operates in the beamline of the Tevatron proton-antiproton collider at Batavia, IL. The Tevatron is expected to undergo luminosity upgrades (Run IIb) in the future, resulting in a higher number of interactions per beam crossing. To operate in this dense radiation environment, an upgrade of the CDF's silicon vertex detector subsystem and a corresponding upgrade of its VME-based DAQ system has been explored. Prototypes of all the Run IIb SVX DAQ components have been constructed, assembled into a test stand, and operated successfully using an adapted version of the CDF's network-capable DAQ software. In addition, a PCI-based DAQ system has been developed as a fast and inexpensive tool for silicon detector and DAQ component testing in the production phase. In this paper, we present an overview of the Run IIb silicon DAQ upgrade, emphasizing the new features and improvements incorporated into the constituent VME boards and discuss a PCI-based DAQ system developed to facilitate production tests.
I. INTRODUCTION

I
N THE ongoing Run IIa phase, the Tevatron collides proton and antiproton beams at a bunch crossing interval of 396 ns and currently produces an instantaneous luminosity of cm s at a center-of-mass energy of 1.96 TeV. The Collider Detector at Fermilab (CDF) detector is a general purpose cylindrical geometry device, installed at one of the collision points of the Tevatron, for studying properties of the produced fundamental particles. In the future the instantaneous luminosity is expected to increase by a factor of 3-4, keeping the bunch crossing interval the same. From the viewpoint of silicon vertex detector (SVX) DAQ, this change demands a radiation-hard electronic system, able to support a sufficiently high rate of data transfer. M. Garcia-Sciveres, C. Haber, P. Lujan, M. Weber, and S. At a typical first-level trigger rate of 40 kHz, the data necessary for making trigger decision must be digitized and read out within 10 s. The Run IIb silicon upgrade [2] is thus driven by two important aspects of the Run IIb operating conditions. Since the SVX detector is located in a dense radiation environment, all the active electronic components need to be radiation hard. Second, owing to a higher number of interactions per beam crossing, a higher data transfer rate and a faster trigger decision logic must be employed for deadtimeless DAQ operation. The first issue is addressed by minimizing electronic components in the high-radiation region and fabricating all the remaining active components based on a 0.25 m CMOS technology, which is adequately radiation tolerant for Run IIb purposes. For deadtimeless operation of the DAQ, an optimized readout configuration has been adopted.
II. CHANGES IN DAQ SCHEME
In the present (Run IIa) configuration, silicon data is digitized and readout from double-sided sensors (with axial and stereo sides) using SVX3 [4] chips. Silicon sensors in the SVX detector are assembled into ladders, arranged in a 12-fold azimuthal symmetry, five layers radially, and three barrels in . A single readout chain, shown in Fig. 1 , comprises of a port card (PC) [3] connected to 44 SVX3 chips, mounted on sensors in five layers of an azimuthal wedge, by means of high-density interconnects. The PC uses DAC/decoder/regulator (DDR) chips to decode control signals from a fiber interface board (FIB) [5] , generates calibration voltages using a DAC, and provides regulated analog power to the SVX3 chips. It also converts the data coming from the chips into optical signals to be sent out to the FIB, through a FIB transition module (FTM) [6] . At the FTM, these signals are converted back to electrical (ECL) signals. These interconversions are achieved by dense optical interface modules [7] , which employ transmitters and receivers to send the data from the PC to the FIB. A FIB module controls two PCs through a set of copper lines, based on commands sent from the silicon readout controller (SRC) board [8] , which acts as a command/data flow supervisor for the whole SVX DAQ system. Command signals from SRC are sent to FIB boards in a given crate, via a FIB fanout board (FFO) [9] , over a 1.5-GHz optical link (G-Link) [10] . Data from each FIB are serialized into high-speed G-Links and transferred to the VME readout buffers (VRBs) [11] via VRB transition modules (VTMs) [11] . Each SRC controls 12 VRBs in a crate through a VRB fanout (VFO) [11] board. The SRC communicates with CDF trigger system interface over an optical link.
In the Run IIb design, a stave is used as the fundamental element of the new SVX system. modules mounted on each side of a carbon fiber-foam core with embedded cooling and cables. Each module consists of two single-sided silicon sensors and one hybrid. Each hybrid has 4 SVX4 [12] chips for charge integration, digitization, and readout of silicon data. Each stave (six modules) comprises a single readout unit. The stave design was optimized to give excellent tracking performance in a high-radiation environment with minimal mass and ease of construction. Fig. 3 shows a block diagram of the SVXIIb DAQ components. Command and data flow directions are indicated by arrowheads.
As mentioned earlier, it is desirable to move active electronic components out of the high-radiation environment. As a step in this direction, the decoder functionality of the DDR chip of Run IIa PC has been moved to a new FTM [13] , outside the high-radiation region of Run IIb, leaving the transceiver chips on a new mini PC (MPC) [14] , [15] which is mounted on one end of each stave. A new pair of junction PCs (JPCs) [16] are located just outside the detector volume, between MPC and FTM, for data/control transmission and power supply. The data JPC transmits both data and control LVDS signals bi-directionally, as appropriate. The power JPC provides digital and analog voltages for the SVX4 chips, HV for the sensors and power for the MPC. JPC is split into two boards due to space constraints. A study showed the DOIMs are not sufficiently radiation-hard to survive Run IIb. So copper cables are chosen to carry data from the MPCs to the FTMs.
Before an SVXIIb data acquisition cycle begins, the SVX4 chips are initialized by FIB. In this step FIB commands are decoded by FTM which then sends them to the chips via the data JPC and the MPC. The configuration and channel mask bits are first downloaded to a 148-bit shift register on each SVX4 chip and then the configuration bits are clocked into a shadow register, completing the initialization. As in Run IIa scheme, SRC coordinates trigger, control, and data flow in a DAQ cycle.
To facilitate higher rejection power for uninteresting events, CDF employs a three-tiered trigger system in Run IIa. This in- cludes a silicon vertex trigger (SVT) to help discriminate tracks with large impact parameters in level-2. Most of the Run IIa trigger scheme remains same in Run IIb with a few exceptions. The nonwedge geometry of SVXIIb requires a few modifications to the existing (Run IIa) wedge-symmetric SVT hardware, for complete compatibility. These modifications, however, have no impact on the Run IIb SVX DAQ design.
III. DESIGN AND FUNCTIONALITY OF THE BOARDS
The MPC is a fine pitch thick film circuit laid out on a 500-m thick BeO substrate. It is composed of six circuit layers made of gold and features high-thermal dissipation and long radiation length. Each MPC has five transceiver chips for control signal and clock reception from the FIB and silicon data and control signal transmission back to it. In addition, it converts differential signals to single-ended, as necessary, and regenerates the clocks to drive the SVX4 chips. MPC is electrically connected to the -side bus cable by means of wire bonds and to the -side bus cable by means of a flex circuit, called the wing, soldered to it. Another pair of flex circuits (pigtails) provide low-bias voltages for SVX4 operation, high voltage for sensors, and carry data out of the chips. A total of 180 MPCs would be used to readout layers 1-5 of the SVXIIb detector. MPC functionalities are embedded into the hybrids for the innermost (L0) layer.
As mentioned in Section II, JPC functionalities are split into two boards due to space constraints. The power supply JPC is responsible for providing regulated power to all the stave components. The data JPC, on the other hand, acts as a bi-directional LVDS repeater between five MPCs and half of an FTM. Several control signals are fanned out from FTM to JPC, each of which is connected to two LVDS drivers in JPC. The SVX4 chip has three bi-directional LVDS bus lines which are driven in opposite directions during digitize and readout operations, using a control signal. JPC uses the same signal to control its bi-directional drivers, ensuring their compatibility with the MPC drivers. A total of 52 JPCs (18 2 for layers 1-5 and 8 2 for L0) would be used to readout the SVXIIb detector.
FIB fanout (FFO) boards and FIB boards are unchanged in Run IIb DAQ design, except for the FIB firmware which has been modified to accommodate new command clock sequences in Run IIb. The fanout board is a 9U 400 VME board which resides in slot-14 of each FIB subrack. It receives commands and timing signals from SRC via G-Link and fans them out on the J3 backplane for use by the FIBs. Like the FFO, the FIB is a 9U 400 VME board, a maximum of 12 of which populate a FIB subrack. On receiving SRC commands via FFO, it interprets them and sends clock sequences to the SVX4 chips for initialize, digitize, and readout operations. It controls data readout from the SVX4 chips, transfers data to VRBs and the Silicon Vertex Trigger system for level-2 trigger decision.
The new FIB Transition Module is a 9U 120 VME board which mates with a FIB board via J3 backplane in a FIB subrack. An FTM controls 240 SVX4 chips through two JPCs, each connected to five staves. It employs an FPGA to control and readout each JPC. The electrical protocol of the front and back panels of FTM are LVDS (JPC interface) and TTL (FIB interface), respectively. So a CPLD is used as a level translator to enable the FPGAs to drive the data bus directly to the backplane. A local 53-MHz clock is used to realign data in the FPGAs, before being sent out to the FIB, and also to readout data from SVX4 chips. FIB commands are decoded in each data channel of the FTM and then sent to ten staves via two JPCs. Other attractive features of the FTM include remote programming through the VME bus, loopback mode, detector data emulation, and logic analyzer access for diagnostics.
The VME, its fanout (VFO), and transition (VTM) modules are 9U 400 VME boards which are unchanged in Run IIb DAQ design. Functionalities of VFO and VTM are similar to those of the FFO and the FTM in FIB parlance. VRB is a multiport memory designed to buffer and filter data for transfer to online processors. It is capable of storing up to 12 events (programmable) which are either waiting for a L2 decision or waiting for readout to level-3 trigger system. In CDF SVX mode, the VRB is controlled by the SRC. Following a level-1 trigger acceptance SRC assigns a readout buffer number for storage of incoming data. Several data consistency checks are performed while data is being received, e.g., pipe-cell and bunch-crossing number mismatch with respect to the SRC, data truncation, etc. Following a level-2 trigger acceptance, the SRC assigns a scan buffer number for the stored data to be transferred to a VME data output FIFO. The SRC is unchanged from its RunIIa design. It is a 9U 400 VME board which coordinates SVXIIb operation and data readout with the trigger supervisor and CDF master clock. It receives clock signals and bunch crossing information from the master clock and passes them on to FIB for use by the SVX4 chips and for timing all the G-Link connections. On receiving a level-1 trigger acceptance, SRC marks a particular pipeline capacitor of an SVX4 chip (containing an event of interest) and instructs FIB for its digitization and readout. On completion, marked by success status from the FIBs and VRBs, the SRC clears this cell at the next beam gap. The VRBs return status signals to the SRC indicating when they are busy reading data from the FIBs and when they are passing data to level-3 processors after a level-2 acceptance. After completion of all the tasks pertaining to a trigger decision, the SRC returns status signals to the trigger supervisor. An on-board trigger emulator on the SRC is convenient for DAQ debugging in test stand environment. Taking advantage of the on-board data buffering capability of the new FTM, studies are underway to allow the SRC to handle a level-1 trigger acceptance rate of 100 kHz, compared to the present rate of 40 kHz. This would be achieved by using a faster SRC/FTM clock for data digitization, reading out a fraction of data necessary for SVT processing, in addition to replacing present 8 FPGAs on the SRC with a faster and high-logic capacity FPGA.
IV. SVXIIB VME TEST STAND
In Run IIa, a Java-based framework, called cdfvme [17] , has been adopted for DAQ code development, operation, and maintenance. It offers a convenient way to create board objects and link them together into a complex DAQ system. For Run IIb tests, an SVX4 chip class is created and integrated into the svxii package. The modified code lets use of SVX4 chip systems on demand and maintains backward compatibility with the Run IIa usage. Fig. 4 shows a GUI panel for configuration of a series of SVX4 chips.
All the prototype boards have been combined into a VME test stand and operated using the modified DAQ software. Utilizing the SRC on-board trigger emulator, this system works well in various modes of operation of the SVX4 chips, namely deadtimeless, read-all, sparsification, and real-time pedestal subtraction. Fig. 3 shows this setup in operation, which was used to test various detector and DAQ components, namely hybrids, silicon sensor modules and staves, under almost real conditions. A HistoScope online display is shown in Fig. 5 . The upper-left histogram shows average pedestal distribution of 4 128 channels of an SVX4 hybrid. The bumps correspond to the injected charge. The lower-left histogram shows channel-by-channel measured noise.
V. PCI-BASED DAQ SYSTEM
The PCI test stand (PTS) [18] is an inexpensive and flexible DAQ system developed to test SVXIIb detector components during production. Its design is driven by the necessity to build several test stations to test the components quickly and efficiently, so as not to slow down the assembly and verification tasks. Flexibility is also important because new ways to study the electronics are constantly devised and must be implemented quickly for optimal progress.
The PTS consists of a Linux host computer and two specialized boards, a PCI test adapter (PTA), and a programmable mezzanine card (PMC). Fig. 6 shows a pair of PTA and PMC cards ready for installation into a host computer. The PTA contains 2 Mb of on-board memory, a PLX9030 PCI interface chip, an Altera APEX EP20K200E FPGA, and connectors needed to attach the mezzanine card. The PLX9030 chip provides a 32-bit 33 MHz PCI interface, with a local bus, connected to the Altera FPGA, that can run upto 60 MHz. The PMC has a Xilinx Virtex II XC2V1000 FPGA which supports a large number of I/O standards, such as LVTTL, LVCMOS, LVDS, bi-directional LVDS, and DDR buffering on more than 200 pins connected to I/O headers on the PMC board. A 50-MHz crystal provides the timing reference. The Virtex II also has a small programmable RAM which is convenient for storing command sequences to be sent to the SVX4 chips. Signals may be programmed individually by direct register writes under computer control, or they may be clocked out of FPGA RAM at high speed. The former technique is used for initializing the chips, when the synchronization of the readback of the initialization bits is not guaranteed by the SVX4 chip. Acquisition, digitization, and readout are accomplished with high-speed sequencing of the control pattern, and the data are synchronized with a signal returning from the SVX4 chips which ensures data validity.
The control patterns for the SVX4 chips are encoded in easily-editable ASCII files which are parsed on the computer, and then loaded into the Xilinx FPGA RAM. A signal is sent by the computer to execute the pattern once. Data received from the SVX4 chips are latched in DDR buffers and sent to PTA RAM. The computer then reads the data back from PTA RAM at PCI bus speeds. An option allows an acquire pattern to loop indefinitely until an external trigger (which can also be simulated by a computer write to a register) arrives, upon which the digitize-and-readout pattern is sequenced, and control passes back then to the acquire pattern. The PTS is configurable to test single chips and hybrids by directly connecting them to the FPGA I/O pins, or to test staves via MPC and JPC interfaces.
Data acquisition with PTS is performed through a customized ROOT-based graphical user interface software package (ROOTXTL). Most of the dedicated tests available in the VME-based DAQ system are implemented in PTS and are functional, namely pedestal readback, noise measurement, scan of calibration signal strength to measure the gain, bandwidth scan, and a deadtimeless scan. Results of deadtimeless scans from staves using PTS have been presented [19] in this conference. Fig. 7(a) shows the main DAQ panel capable of executing multiple tests in a batch-like mode. Fig. 7(b) and (c) show SVX4 chip initialization panel and a global task button panel, respectively. In Fig. 8 , the results of a gain scan on an SVX4 chip is shown. In the upper graph, average ADC counts are shown as a function of the input calibration voltage, set successively using a DAC, over the 128 channels of an SVX4 chip. The lower graph shows mean ADC counts averaged over all the channels. A fairly linear response is seen over most of the input voltage range.
Both VME DAQ and PTS save the acquired data into ASCII files in an identical gray-coded hexadecimal format. A set of ROOT-based GUI classes have been developed for a detailed analysis of the data, and more importantly, for cross comparison of results from the two systems. Within statistical error, results from both the systems are found to be compatible. 
VI. CONCLUSION
In this paper, we have compared design of the CDF Run IIa SVX detector with that of its proposed Run IIb successor and have outlined the upgrade path adopted for the VME DAQ system to meet requirements of the new environment. We have then explained implementation of these modifications involving changes at both the hardware and software levels of the DAQ system, emphasizing the components being upgraded. A test system is established incorporating all the upgraded components and found to work well with the SVXIIb detector components, thus meeting one of the foremost goals of the new system. A PCI-based DAQ system, developed to provide a simple testing ground for the silicon detector and DAQ components in the production phase, works well and features most of the functionalities of the VME-based full DAQ system. ACKNOWLEDGMENT S. Behari would like to thank S. C. Nahn for answering numerous questions regarding svxdaq and svxii packages while the former was adapting them for Run IIb.
